

#6/2
1/8/02
DSS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

RAMALINGAM, ET AL.

Application No.:

Filed:

For: Controlled Collapse Chip Connection
(C4) Integrated Circuit Package Which
has Two Dissimilar Underfill Materials

Examiner:

Art Group:

DIVISIONAL of Application:

Application No.: 09/261,849

Filed: March 3, 1999

PRELIMINARY AMENDMENT

BOX PATENT APPLICATION

Assistant Commissioner for Patents
Washington, DC 20231-9998

Sir:

The subject Application, a divisional of the above-identified parent Application, is being filed concurrently. Applicant respectfully requests amending the subject Application as follows:

IN THE SPECIFICATION

On page 1, line 10 before "**BACKGROUND OF THE INVENTION**", please insert the following:

09/261,849

A-2

--CROSS-REFERENCES TO RELATED APPLICATIONS

This Preliminary Amendment is filed concurrently with a Divisional Application under 37 C.F.R. §1.53(b). Applicants respectfully request the Examiner to examine these claims as now amended.

IN THE CLAIMS

Following is a complete set of claims as amended with this Response. This complete set of claims excludes claims 1-6, cancelled without prejudice, and includes amended claims 8-16 and new claims 17-25.

1 7. A process for underfilling an integrated circuit that is mounted to a substrate,
2 comprising:
3 dispensing a first underfill material which becomes attached to the integrated circuit and
4 the substrate; and,
5 dispensing a second underfill material which become attached to the integrated circuit
6 and the substrate.

8. (Amended) The process as recited in claim 11, wherein the first underfill material
2 flows between the integrated circuit and the substrate.

1 9. (Amended) The process as recited in claim 8, wherein the substrate moves within
2 an oven while the first underfill material flows between the integrated circuit and the substrate.

10. (Amended) The process as recited in claim 11, wherein the second underfill material is dispensed in a pattern which surrounds the first underfill material.

11. (Amended) A process for underfilling an integrated circuit that is mounted to a substrate comprising:

heating the substrate before a first underfill material is dispensed;
dispensing the first underfill material which becomes attached to the integrated circuit and the substrate; and,
dispensing a second underfill material which become attached to the integrated circuit and the substrate.

12. (Amended) The process as recited in claim 11, further comprising heating the first underfill material to a partial gel state.

13. (Amended) The process as recited in claim 12, wherein the substrate is heated to a temperature that is greater than a temperature for heating said first underfill material to said partially gel state.

14. (Amended) The process as recited in claim 11, further comprising mounting the integrated circuit to the substrate with a solder bump before the first underfill material is dispensed.

1 15. (Amended) A process for mounting and underfilling an integrated circuit to a
2 substrate, comprising:
3 baking the substrate;
4 mounting an integrated circuit to the substrate;
5 dispensing a first underfill material onto the substrate, the first underfill material flows
6 between the integrated circuit and the substrate while the substrate moves through an oven; and,
7 dispensing a second underfill material around the first underfill material.

1 16. (Amended) The process as recited in claim 15, further comprising mounting the
2 integrated circuit to the substrate with a solder bump before the first underfill material is
3 dispensed.

1 17. (New) The process as recited in claim 15, wherein the baking of said substrate occurs
2 before said first underfill material is dispensed.

1 18. (New) The process as recited in claim 15, wherein prior to dispensing the second
2 underfill material, the method further comprises heating the first underfill material to a partial gel
3 state.

1 19. (New) The process as recited in claim 18, wherein the substrate is baked at a
2 temperature that is greater than a temperature for heating said first underfill material to said
3 partially gel state.

1 20. (New) The process as recited in claim 19, wherein said temperature for heating
2 said first underfill material to said partially gel state is greater than a temperature at which said
3 second underfill material is dispensed.

1 21. (New) The process as recited in claim 13, wherein said temperature for heating
2 said first underfill material to said partially gel state is greater than a temperature at which said
3 second underfill material is dispensed.

1 22. (New) A process for mounting and underfilling an integrated circuit to a substrate,
2 comprising:
3 heating the substrate to a first temperature;
4 mounting an integrated circuit to the substrate;
5 dispensing a first underfill material onto the substrate and heating the first underfill
6 material to a second temperature in which the first underfill material is in a partial gel state and
7 flows between the integrated circuit and the substrate while the substrate moves through an oven;
8 and,
9 dispensing a second underfill material around the first underfill material.

1 23. (New) The process as recited in claim 22, further comprising mounting the
2 integrated circuit to the substrate with a solder bump before the first underfill material is
3 dispensed.

1 24. (New) The process as recited in claim 22, wherein the first temperature is greater
2 than the second temperature.

AB
Concl'd

25. (New) The process as recited in claim 24, wherein the second temperature is greater than a temperature at which the second underfill material is dispensed.

09874666-000001

REMARKS

Applicants file the divisional application while a related U.S. patent application (App. No. 09/261,849) is co-pending.

09/261,849